
Quarterly Technical Report

Defects and Impurities in 4H- and 6H-SiC Homoepitaxial Layers: Identification, Origin, Effect on Properties of Ohmic Contacts and Insulating Layers and Reduction

> Supported under Grant #N00014-95-1-1080 Office of the Chief of Naval Research Report for the period 4/1/96-6/30/96



R. F. Davis, M. O. Aboelfotoh, B. J. Baliga*, R. J. Nemanich†, M. C. Benjamin†, S. W. King, M. L. O'Brien†, L. S. Porter, S. Sridevan*, and H. S. Tomozawa
Department of Materials Science and Engineering
*Department of Electrical and Computer Engineering

†Department of Physics
North Carolina State University
Campus Box 7907
Raleigh, NC 27695-7907

19960723 036

DTIC QUALITY INSPECTED 3

REPORT DOCUMENTATION PAGE

Form Approved
OMB No. 0704-0188

Public reporting burden for this collection of information is estimated to average 1 hour per response, including the time for reviewing instructions, searching existing data sources, gathering and maintaining the data needed, and completing and reviewing the collection of information. Send comments regarding this burden estimate or any other aspect of this collection of information, including suggestions for reducing this burden to Washington Headquarters Services, Directorate for Information Operations and Reports, 1215 Jefferson Davis Highway, Suite 1204, Arlington, VA 22202-4302, and to the Office of Management and Budget Paperwork Reduction Project (0704-0188), Washington, DC 20503.

Davis Highway, Suite 1204, Arlington, VA 22202-430				
1. AGENCY USE ONLY (Leave blank)	2. REPORT DATE	1. REPORT TYPE AND DATES COVE		
	June, 1996		nical 4/1/96-6/30/96	
A TITLE AND SUBTILE Defects and Impurities in 41 Identification, Origin, Effect Insulating Layers and Redu a. AUTHOR(S) R. F. Davis, M. O. Aboelford	et on Properties of Ohmic oction	exial Layers: Contacts and Nemanich	NOTIFIC NUMBERS 1495101 2 00179 56020	
7. PERFORMING ORGANIZATION NAME(S) AND	Anness/Fs)	& PE	REFORMING ORGANIZATION	
North Carolina State Univer Hillsborough Street Raleigh, NC 27695		RE	00014-95-1-1080	
9. SPONSOFING MONITORING AGENCY NAMES(Sponsoring: ONR, Code 312, 800 Monitoring: Administrative Cont Regional Office Atlanta, 101 Ma 101 Marietta Street Atlanta, GA 30323-0008	0 N. Quincy, Arlington, VA 22 tracting Officer, Regional Offic	217-5660	PONSORING/MONITORING BENCY REPORT NUMBER	
11. SUPPLEMENTARY NOTES				
12a. DISTRIBUTION/AVAILABILITY STATEMENT		120.1	ISTRIBUTION CODE	
Approved for Public Releas	se; Distribution Unlimited			
13. ABSTRACT (Maximum 200 words)				
A chemical vapor deposition system has been designed and is being constructed for the purpose of depositing 4H- and 6H-SiC and AlN thin films. The design incorporates a separate load lock from which the growth chamber and a RHEED chamber are attached. Comparisons between the wetting characteristics of 6H-SiC(0001)Si and Si(111) surfaces in various acids and bases were conducted. The 10:1 HF dipped Si(111) surfaces were hydrophobic; the (0001)Si 6H-SiC surfaces were hydrophilic. The 6H-SiC(0001)Si surfaces capped with a 20Å Si layer, however, were hydrophobic after HF dipping and exhibited outgassing levels on annealing which were several orders of magnitude lower than SiC wafers dipped in HF without the capping layer. Annealing the Si capped (0001)Si 6H-SiC surfaces in UHV at 1100°C for 5 min. caused thermal desorption of the Si capping layer and the formation of a (3×3) Si rich, oxygen free (0001)Si 6H-SiC surface. As-deposited (at RT) NiAl, Au, and Ni contacts were rectifying on p-type 6H-SiC (0001) with very low leakage current densities (~1×10° A/cm² at 10 V). The Schottky barrier heights showed a reduced dependence on the metal work functions, a result which is in agreement with those for n-type SiC. Ni/NiAl contacts on p+ (1×10° cm²) SiC were ohmic after annealing for 10–80 s at 1000°C in a N ₂ ambient. The estimated specific contact resistivity was 2–3×10°2 W•cm². The high contact resistivities are partly attributed to an insulating oxide layer which formed at the surface of the contacts during the annealing process. Cr-B contacts were semi-ohmic on p-type SiC (1×10¹8 cm²) after annealing at 1000°C for 60–300 s in Ar; oxidation of these latter contacts did not occur. A three-step, integrated, UHV compatible, surface preparation, initial insulator formation, and oxide deposition process system is being developed for oxide growth on 6H-SiC. This system will be integrated with an advanced characterization. A special mask set has been employed to fabricate MOS capacitors and MOS gated diodes to enable accur				
4H-SiC, 6H-SiC, silicon carbide, AIN, chemical vapor deposition, thin films, ohmic contact		28		
Schottky barrier heights, work function, NiAl, Cr-B, contact resistivity, wetting, hydroph hydrophilic, thermal desorption, oxide deposition, I-V, C-V, SiO ₂ -SiC interface MOS cators, MOS gated diodes		stivity, wetting, hydrophobic		
17. SECURITY CLASSIFICATION 18.	SECURITY CLASSIFICATION	19. SECURITY CLASSIFICATION OF ABSTRACT	20. LIMITATION OF ABSTRACT	
OF REPORT UNCLAS	OF THIS PAGE UNCLAS	UNCLAS	SAR	

I. Introduction

The two most important materials-related problems affecting the performance of all SiC devices and their associated components (e.g., contacts) are the defects and the undesired impurities which become incorporated in the homoepitaxial SiC layers in which all devices are currently fabricated. Bhatnagar [1] has shown that the reverse blocking leakage current in high voltage Schottky diodes is three orders of magnitude higher than theoretically predicted as a result of defects in the epi-layer. The formation of micropipes, stepped screw dislocations, interacting dislocation loops, polyganized networks of dislocations and growth twins as well as stacking faults during the sublimation growth of SiC boules are likely the root cause of some of the defects in the epitaxial layer. However, with the exception of the micropipes, the types and concentrations of line, planar and other three-dimensional defects and their effect on the performance of devices and individual device components in the important epi-layer have not been similarly determined. As such, it is not known which of the latter defects actually are translated from the wafer into the epi-layer during its deposition and, therefore, should be vigorously controlled during boule growth and which defects are generated during deposition.

The relatively uncontrolled occurrence of the n-type donor of N and deep level compensating impurities such as Ti in the epilayer have been identified via secondary ion mass spectrometry, photoluminescence and cathodoluminescence investigations. However, the origins of essentially all of these impurities are unknown. For high-temperature, -power and -frequency devices, it is highly desirable to control or eliminate these impurities such as to attain undoped films with uncompensated carrier concentrations of 10^{14} cm⁻³—two orders of magnitude lower than what is, at present, normally achieved in standard commercial depositions.

The formation of low resistivity and thermally stable ohmic contacts to 4H- and 6H-SiC remains a serious problem in the development of SiC device technology. For SiC power devices to have an advantage over Si, the contact resistivities must be below 1×10^{-5} Ω -cm², as noted by Alok, *et al.* [2]. In addition, the electrical characterization of state-of-the-art SiC films depends on the ability to fabricate ohmic contacts on material with low carrier concentrations. Therefore, better ohmic contacts are needed both for improving device performance and for improving the quality of films which can be grown. The thermal stability of ohmic contacts is of particular concern for p-type SiC, which have traditionally relied on low melting point Al or Al alloys to dope the SiC surface below the contacts. These materials are not suitable for devices intended for high-temperature operation. While the fabrication of ohmic contacts to SiC has also normally depended on the attainment of a very heavily-doped near-surface region, the introduction during deposition of high levels of dopants in the near surface device region of the epi-layer prior to the deposition of the contact or by ion implantation through the contact makes probable the introduction of point and line defects as a result of the induced strain in the lattice.

Based on all of these issues and recent experiments already performed at NCSU, our goals are to produce contacts which are thermally stable and have low contact resistivities while also reducing the need for doping by ion implantation.

To fabricate most microelectronic devices, the growth or deposition of stable insulators is needed to provide both passivating layers and gate dielectrics. Silicon carbide is almost invariably thermally oxidized, albeit at a slower rate, in the same manner and temperature range that is employed for Si. Most of the previous studies regarding the oxidation of SiC have been concerned with polycrystalline materials. It has been shown by Harris and Call [3] and Suzuki, et al. [4] that the (0001) face of 6H-SiC oxidizes according to the same linear-parabolic equation reported for Si by Deal and Grove [5]. The model states that the initial stage of oxidation is reaction rate limited and linear, but becomes parabolic as the diffusion of the oxidant through the oxide becomes the rate limiting factor. Research at NCSU by Palmour et al. [6] has demonstrated that the oxidation process on SiC in wet and dry oxygen and wet argon obeys the linear-parabolic law. Both wet processes had a slower rate than dry oxidation at 1050°C and below. The dry oxides exhibited a very flat surface; in contrast, SEM and TEM revealed that wet oxidation preferentially oxidizes dislocation bands, causing raised lines on the oxide and corresponding grooves in the SiC. It was proposed that the much higher solubility of H₂O in SiO₂ as compared to that of O₂ allows wet oxidation to be preferential.

All of the oxidation studies on all polytypes of semiconductor quality SiC have been conducted on n-type material with the exception of the investigation by Palmour et al. [6]. The objective of this study was the determination of the redistribution of the common electrical dopants of N, P, Al and B during thermal oxidation of SiC films at 1200°C in dry O2. Experimental segregation coefficients and interfacial concentration ratios were determined. Secondary ion mass spectrometry revealed that B and Al depleted from the SiC into the growing oxide while N and P were found to pile up in the SiC as a result of the loss of the SiC to the oxide formation. Aluminum is now used almost universally as the p-type dopant in SiC. The electrical properties of oxides thermally grown on n-type SiC normally have reasonably favorable characteristics of high breakdown voltage and low leakage currents. However, the reverse is true for thermally grown oxides on p-type SiC, as shown by Baliga and his students at NCSU. It is believed that at least two of the causes of the poor performance on a p-type material are the existence of the Al in the oxide and at the oxide/SiC interface and the dangling oxygen bonds which this species creates in the oxide as a result of a difference in oxidation state (+3) compared to that of Si (+4) and the existence of C at the SiC/insulator interface. Methods of effectively cleaning SiC surfaces prior to oxidation to deposit and grow oxides on p-type material under UHV conditions and determine the effect of Al redistribution and C concentrations at the interface on the properties of the oxide must be determined. In addition,

the effect of existing line and planar defects in the SiC epi-layer on the properties of the thermally grown and deposited oxide must be ascertained.

The research conducted in this reporting period and described in the following sections has been concerned with (1) design and construction of a new CVD SiC system for the deposition of 6H- and 4H-SiC and AlN films, (2) studies of ex situ cleaning of the Si(111), 6H-SiC(0001) and Si-coated 6H-SiC(0001) surfaces in HF, (3) deposition, annealing and electrical characterization of Ni, NiAl, Au and Cr-B contacts to p-type SiC, (4) design and fabrication of a new, UHV-compatible and integrated system of in situ cleaning, oxidation and oxide deposition on SiC and its integration with characterization equipment, and (5) the design and use of a special mask set to fabricate metal oxide-semiconductor capacitors and gated diodes to enable accurate characterization of the SiO₂-SiC interface. The following individual sections detail the procedures, results, discussions of these results, conclusions and plans for future research. Each subsection is self-contained with its own figures, tables and references.

References

1. M. Bhatnagar, Ph. D. Thesis, North Carolina State University, 1994.

2. D. Alok, B. J. Baliga and P. K. McLarty, IEDM Technical Digest, IEDM 1993, 691 (1993).

3. R. C. A. Harris and R. L. Call in Silicon Carbide—1973, R. C. Marshall, J. W. Faust and C. E. Ryan, Eds. University of South Carolina Press, Columbia, S. C., 1974, pp. 534.

4. Suzuki, et al., Jap. Journ. Appl. Phys. 21, 579 (1982).

5. B. E. Deal and A. S. Grove, J. Appl. Phys. 36, 3770 (1965).

6. J. W. Palmour, R. F. Davis, H. S. Kong, S. F. Corcoran and D. P. Griffis, J. Electrochem. Soc. 136, 502 (1989).

II. Design and Construction of Silicon Carbide Chemical Vapor Pressure Deposition System

A. Introduction

A silicon carbide system has been designed and is being built in order to grow silicon carbide and aluminum nitride thin films of high quality. Currently, many parts have been received, and others are on order to obtain the necessary components for the proposed system.

B. Experimental Procedure

The system design is comprised of a six-way cross, serving as a loadlock, from which two separate chambers are attached. On one side of this loadlock is a growth chamber. To another side, perpendicular to the axis of the loadlock and growth chamber, is another chamber, where RHEED analysis will be performed. The sample will be transferred to and from the various chambers on a SiC-coated graphite susceptor platform on which the sample will be placed. The transfer mechanism consists of a platform which is moved from chamber to chamber by means of a manipulator rod, which is screwed to the side of the susceptor.

The growth chamber consists of a rotating module, to which the susceptor is attached. Growth will occur on the sample in an upside-down position, with gases flowing upward, while the susceptor is being rotated. The susceptor is attached to the rotating rod assembly by a groove into which the susceptor slides when transfer of the sample occurs. Once the sample is transferred to the rotating rod, the rod is brought down to the quartz portion of the reaction. Here, the sample is heated via RF coil, and gases are introduced from the bottom of the reactor. Growth temperature will be monitored by means of a standing pyrometer mounted outside the quartz chamber, aimed at the sample. Growth processes, such as gas flow rate and pressure, will be monitored by electronic components. Gas flow will be controlled by mass flow controllers, and pressure by capacitance manometers.

The RHEED (reflection high-energy electron diffraction) chamber, attached on another side of the loadlock chamber, will monitor film crystallinity, crystal structure and the formation of new surfaces. Since the growth of high-quality crystalline SiC films is being attempted, a RHEED chamber which is attached to a nominal high vacuum to prevent direct exposure to atmosphere after growth will be useful to characterize the film.

The SiC growth process will consist of introducing SiH₄ and C₂H₄ as the reactive components carried by a H₂ carrier. Nominal flow values will be on the order of 1 to 10 sccm for each. H₂ carrier flows will be on the order of 3 liters per minute. Other gases which will be included on the system will be NH₃ and an N₂/H₂ mixture, for doping, and Ar. TEA will also be used for doping, which will be kept at constant temperature by a heater bath.

C. Results

To date, a design has been developed where sample transfer, growth, and RHEED analysis have been determined. In addition, a support frame to provide physical support to the system has been designed and built. Three six-way crosses have been put together with the adjoining gate valves on the frame, and available flanges and window ports have been attached. Also, a quartz chamber-to-cross assembly has been machined, which will provide a sealed interface between two parts of the growth chamber. Quartz cylinders have been cut to design dimensions

Flange parts, pressure gauge attachments, pump connection parts, and a rotating rod assembly, are currently either being machined, or are on order, as are a manipulator stage, RHEED gun parts, and an optical pyrometer. An RF generator has been refurbished and is currently being returned to us to be used to provide RF heating of the susceptor.

D. Discussion

The proposed design was developed with many sources of input. A number of constraints determined the design configuration and materials used in the system.

One of the main concerns is the high operating temperature of the growth chamber. Since temperatures around 1600-1700°C are going to be used to grow SiC thin films, it was determined that quartz would be the best material for the growth portion of the chamber. Once this was determined, a design had to be developed to cool the chamber. A double-walled quartz vessel, water cooled around the perimeter, was determined to be the optimum mode of cooling.

Another concern is the transfer mechanism of the susceptor and the placement of samples on the susceptor surface. It was decided that small silicon carbide screws would be the most flexible to accommodate various-sized samples. For the transfer mechanism, a simple tongue-in-groove assembly, moved between chambers by means of a transfer arm which would screw into the side of the susceptor, was deemed simplest and most practical.

E. Conclusions

A design to deposit SiC thin films has been developed. Various components have been designed and either received or assembled and others are being ordered at this time. Other needed parts are currently being machined.

F. Future Research Plans and Goals

Further assembly of the system is expected as parts become available upon receipt or after fabrication.

III. Ex Situ and In Situ Methods for Complete Oxygen and Non-Carbidic Carbon Removal from (0001)_{SI} 6H-SiC Surfaces

A. Introduction

For SiC to succeed as the substrate/semiconductor of choice for high-frequency, high-temperature, high-power devices and III-N heteroepitaxy, a considerable reduction in defects (line, planar, point, etc.) must be achieved. Following Si technology, where surface cleaning and preparation are critical first step in all processes [1], a continued reduction in defects in SiC should be expected as a result of improved SiC wafer surface cleaning techniques. In Si technology for example, improper removal of surface contamination and oxides prior to Si homoepitaxy has been shown to result in an increase in the density of line and planar defects in epitaxial films from $< 10^4/\text{cm}^2$ to $> 10^{10}/\text{cm}^2$ [2-5] and an associated drop in device yield [2].

Typically, SiC ex situ cleaning consists of solvent degreasing and RCA cleaning with the last step usually a 5-10 min. dip in an HF solution (composition ranging from 0.1-50%) [6-8]. The HF dip is intended to remove any native or intentionally grown (dry or thermal) oxides formed on the SiC surface. For silicon, the HF etch has been found to be beneficial in that it not only removes oxides (SiO₂ or SiO_x) from the surface but also passivates the surface by terminating all the dangling bonds with hydrogen [9-11]. The hydrogen termination inhibits reoxidation of the silicon surface on removal from the HF solution and produces a hydrophobic surface [11]. For (0001)_{si} 6H-SiC, this has not been found to be the case. Surface analysis by the authors and others (see Fig. 1a) has revealed that the SiC surface is still terminated with an ≈ 10 Å layer of carbonaceous material (consisting or C-C, C-O, C=O, and C-H bonding) after HF dipping [7-9]. Thermal desorption of this non-carbidic carbon can be easily achieved by annealing at temperatures as low as 500-700°C. However, unlike Si, approximately 1/2 to 3/4 monolayer of oxide remains at the surface (see Fig. 2a-b), and thermal desorption of this oxide in UHV requires temperatures in excess of 1000°C [12]. In Fig. 1c, removal of the oxide by this method can result in the formation of some non-carbidic/graphitic carbon at the SiC surface. To combat this, others have followed the pioneering work of Kaplan [13] and employed in situ techniques in which the SiC surface is annealed in a flux of Si (solid or gas source) which allows thermal desorption of the oxide at lower temperatures (< 900°C) while maintaining a Si-rich surface [12,14]. This section reports efforts to use a Si capping layer to provide both a hydrophobic surface during ex situ processing and a Si-rich surface during in situ processing.

B. Experimental

The vicinal n-type (typically $N_d = 10^{18}/cm^3$) (0001)_{Si} 6H-SiC wafers used in these experiments contained an n type epilayer (typically $N_d = 10^{17}/cm^3$) and 500-1000Å of thermally




Figure 1. XPS of C 1s from (0001)_{Si} 6H-SiC surface after: (a) 5 min. 10:1 HF dip, (b) after thermal annealing at 800°C, and (c) after annealing at 1200°C in UHV [8].

grown oxide. They were supplied by Cree Research, Inc. The thermal oxide was removed using a 5-10 min. dip in a 10:1 HF dip (CMOS grade, J. T. Baker). Further cleaning of this surface was then investigated by immersion in other acid/base solutions or by reoxidizing the SiC surface using a UV/O₃ treatment followed by a wet chemical treatment. The UV/O₃ treatments described in this study employed a box in which was positioned a high intensity Hg lamp in close proximity to the SiC wafer. The details of this process have been described previously [15]. The wet chemistries examined included 10:1 HF, 10:1 buffered HF (7:1 NH₄F:HF), 40% NH₄F, HCl:HF, and NH₃OH:HF solutions, HNO₃, H₂SO₄, acetic, and lactic acid. Except where noted, after all wet chemical cleans the samples were rinsed in DI water (18 MΩ) and blown dry with N₂ (UHP). All wet chemicals were of CMOS grade purity (J. T. Baker).

The *in situ* cleaning and the surface analyses of the samples subjected to *ex situ* and *in situ* cleaning were conducted in a unique ultra-high vacuum (UHV) system consisting of a 36 ft. long UHV transfer line to which were connected several surface analysis and thin film deposition units. The details of each and the transfer line have been described elsewhere [15]. Surfaces prepared in the above manner were then subsequently mounted to a molybdenum sample holder and loaded into the loadlock for subsequent analysis by AES, XPS, EELS, and LEED. XPS analysis was performed using the Al anode (hv = 1486.6 eV) at 20 mA and 10kV. AES spectra were obtained using a beam voltage of 3 keV and an emission current of

1 mA. LEED was performed using rear view optics, a beam voltage of approximately 100 eV, and an emission current of 1 mA. Calibration of the XPS binding energy scale was performed by measuring the position of the Au $4f_{7/2}$ and shifting the spectra such that the peak position occurred at 83.98 eV. All sample temperatures quoted here were measured using an optical pyrometer and an emissivity of 0.5.




Figure 2. XPS of O 1s from (a) (0001)_{Si} 6H-SiC and (b) Si (111) wafers after dipping in 10:1 HF for 5 min [12].

C. Results

Si and SiC Wetting Experiments. As previously mentioned, oxide removal from (0001) 6H-SiC surfaces using HF leaves a hydrophilic surface containing significant amounts of oxide surface (see Fig. 3a). To determine a wet chemistry which produces a more hydrophobic SiC surface, several (0001)_{Si} 6H-SiC wafers were dipped in HF, NH₄F, NH₃OH, HCl, HNO₃, H₂O₂, H₂SO₄, acetic acid, and lactic acid and the wetting characteristics of these surfaces in these acids and bases and de-ionized water monitored visually. For comparison purposes, Si (111) and Si (100) wafers were also dipped simultaneously in each acid with the SiC wafer. All wafers (Si or SiC) were initially dipped in 10% HF to remove any native oxides from the surfaces before dipping in the acids and bases of interest. For Si, the surfaces remained hydrophobic when dipped in NH₃OH, HCl, or H₂O₂. Dipping the Si wafers in HNO₃ or H₂SO₄ removed the hydrophobic nature of the surface. Dipping Si in the organic acids resulted in a strongly adhering thin film of the acid to the silicon surface which could be removed in DI H₂O leaving a hydrophobic surface. For SiC, all acids and bases wetted the surface and none

were found to produce a hydrophobic SiC surface. 10% HF solutions with pH's adjusted from strongly acidic, neutral, and to strongly basic using HCl, NH₄F, and NH₃OH, respectively, were also examined as they have been reported to produce better hydrogen termination of Si (111) surfaces [17,18]. In these experiments, the dipping times were held constant at 10 min. No changes in the wetting characteristics of the (0001)_{Si} SiC surface in HF solutions with the different pH's were found. In an additional experiment, the dipping time was varied from 5 min. to 1 hr.; however, no difference was found. Additionally, neither XPS nor AES indicated a significant change (within AES and XPS experimental accuracy) in the amount of surface oxygen on (0001)_{Si} SiC wafers after dipping in HF solutions of various pH. No differences were observed between on axis and vicinal surfaces, as well.




Figure 3.

(a) AES of (0001)Si 6H-SiC surface after dipping in 10:1 HF for 5 min., (b) (0001)_{Si} 6H-SiC with a 20Å Si capping layer after dipping in 10:1 HF, 5 min., (c) (0001)_{Si} 6H-SiC after hermal desorption of the Si capping layer at 1100°C for 5 min.

Si Capping Layer. A new technique for in situ oxide removal rapidly gaining acceptance consists of annealing SiC in a flux of silicon at temperatures > 900°C [13,14]. Since wet chemical cleaning of Si was found to more readily produce hydrophobic and cleaner surfaces, the use of a 20Å Si capping layer on (0001)_{Si} 6H-SiC was investigated. The following procedure was used to prepare the Si capping layer. Firstly, the (0001) 6H-SiC wafer was given a 5 min. dip in 10:1 HF, DI rinsed, N₂ blow dried and loaded into vacuum. The 6H-SiC was then degassed and annealed in a SiH₄ flux (10⁻⁶ Torr) at 950°C for 20 min. in the

GSMBE. This produced an oxygen free Si rich (1×1) SiC surface. Next, a Si-Ge electron beam MBE was used to deposit 200Å of Si on the SiC at room temperature *in situ*. The Si/SiC sample was then given two UV/O₃ treatments followed by dips in 10:1 HF to thin the Si capping layer down to 20Å. After each HF dip, the polished face of the Si/SiC wafer was found to be hydrophobic as with Si wafers. AES of this surface after HF dipping showed only small amounts of oxygen and carbon contamination (see Fig. 3b). XPS of this surface after HF exposure showed a Si 2p peak at 99.5 eV with a shoulder at 101.5 eV indicating that the surface consisted of an \approx 20 Å Si film on top of the SiC. On annealing this surface to desorb the Si capping layer, it was observed that the outgassing from the wafer was several orders of magnitude lower than that typical for other HF dipped SiC wafers (10⁻⁷ Torr ax vs. 10⁻⁵ Torr typical). In fact, the outgassing levels were typical for those observed from Si (111) wafers. The reason's for these higher and lower outgassing rates will be discussed later.

Following annealing of the Si/SiC wafer at 1100°C for 5 min., LEED showed a sharp (3×3) reconstructed surface commonly observed for surfaces prepared via annealing in Si fluxes [12]. XPS of this surface, now shows a Si 2p peak located at 101.5 eV with a shoulder at 99.5 eV indicating that the 3×3 surface is due to the presence of a Si bilayer. Continued annealing at 1100°C resulted in further desorption of Si which resulted in first a (1×1) and then a $(\sqrt{3}x\sqrt{3})R30$ ° LEED pattern. AES of the (3×3) surface showed no oxygen within the detection limits of AES and a Si/C ratio of 3/1. It should be pointed out that (3×3) surfaces




Figure 4. XPS of Si 2p from a (0001)_{Si} 6H-SiC with a 20Å Si capping layer after: (a) 5 min. dip in 10:1 HF, and (b) after thermal desorption of the Si capping layer at 1100°C for 5 min.

have been previously prepared, removed from vacuum, dipped in HF, and the wetting characteristics observed. In this case, the surfaces were hydrophilic indicating that the Si bilayer is readily removed by the combination of air exposure and HF dipping. As such, 15-20 Å probably represents the optimum thickness for the Si capping layer.

D. Discussion

One frequently noted problem with (0001) 6H-SiC wafers is the existence of internal micro-pipes. Aside from being potential device killers, the authors have frequently experienced other problems during processing of SiC wafers which can be attributed to the micro-pipes as well. The authors have frequently observed that these entities can harbor HF and H₂O after HF dipping and N2 drying. Presumably, this is due to capillary action. This conclusion is based primarily on the observation that during annealing/thermal desorption in UHV of HF dipped SiC wafers phenomenally high outgassing rates have been observed (i.e. 10⁻⁵ Torr). RGA analysis of the background vacuum during thermal annealing of the SiC wafer reveals that HF and H₂O are the two main constituents outgassing from the wafers. As outgassing rates for Si wafers which have experienced an HF dip & N2 dry are several orders of magnitude lower (10⁻⁸ to 10⁻⁷ Torr), we suggest that HF/H₂O trapped in the micro-pipes due to capillary action are the source of the extremely high outgassing. The importance of this observation is that the high outgassing can lead to difficulties in completely removing the oxide from the SiC surface as well as creating a large background of H₂O and HF in the growth system. The H₂O/HF levels can subsequently result in an increase of background oxygen or fluorine in epitaxial films. Owing to the observed change from a hydrophilic to a hydrophobic surface with the addition of the Si capping layer, it is not surprising that lower outgassing rates were observed for the SiC surface with the Si capping layer.

In addition to the oxide removal and the lower outgassing rates, another advantage of the use of the Si capping layer is the potential for its incorporation into already existing processing routes. Potentially, the Si capping layer could be deposited during cooling from SiC thin film CVD epitaxy. Currently, the SiC wafer/film assemblies are cooled in H₂ which produces a carbon rich layer which must be removed by a second processing step of thermal oxidation [9,18]. Unfortunately, high quality SiC CVD epitaxial deposition typically occurs at temperatures higher than the Si melting point (1440°C) and hence results in the deposition of Si droplets instead of a continuous film of Si [19]. However, the authors have initially found that this approach can still eliminate the need for oxidation as the Si droplets can be etched away (15 HNO₃: 2 HF: 5 CH₃COOH) leaving a surface concentration equal (by XPS and AES) to that produced by thermal oxidation and oxide removal by HF. Perhaps, the Si capping layer can best be utilized with 3C-SiC surfaces where epitaxy can occur at lower temperatures.

E. Conclusions

The wetting characteristics of (0001) 6H-SiC surfaces in HF and other acids were found to be hydrophilic. Hydrophobic surfaces could be achieved by use of a thin 20 Å Si capping layer. The use of the capping layer also resulted in lower outgassing rates during thermal annealing during *in situ* processing. Annealing the Si capping layer/SiC wafer at 1100°C for 5 min, resulted in the desorbtion of the excess silicon and a (3×3) reconstructed SiC surface.

F. Acknowledgments

The authors would like to express appreciation to Dr. Ja-Hum Ku for assistance with the deposition of the Si capping layer and input into these experiments. Appreciation is also expressed to Cree Research, Inc. for the 6H-SiC wafers. The work described herein was supported by the Office of Naval Research under contract N00014-95-1-1080.

G. References

- 1. W. Kern, J. Electrochem. Soc. 137 (6), 1887 (1990).
- 2. R. Williams, Modern GaAs Processing Methods, 2nd ed. (Artech House, Inc., New York, 1990), pp. 81-114.
- 3. G. R. Srinivasan and B. S. Meyerson, J. Electrochem. Soc. 134 (6), 1518 (1987).
- 4. B. S. Meyerson, E. Ganin, D. A. Smith, and T. N. Nguyen, J. Electrochem. Soc. 133 (6), 1232 (1986).
- 5. M. K. Sanganeria, M. C. Ozturk, G. Harris, K. E. Violette, I. Ban, C. A. Lee, and D. M. Maher, J. Electrochem. Soc. 142 (11), 3961 (1995).
- 6. Y. Mizokawa, S. Nakanishi, O. Komoda, S. Miyase, H. S. Diang, C. Wang, N. Li, and C. Jiang, J. Appl. Phys. 67 (1), 264 (1990).
- 7. H. Tsuchida, I. Kamata, and K. Izumi, Jpn. J. Appl. Phys. 34, 6003 (1995).
- 8. L. M. Porter, R. F. Davis, J. S. Bow, M. J. Kim, R. W. Carpenter, R. C. Glass, J. Mater. Res. 10 (3), 668 (1995).
- 9. B. S. Meyerson, F. J. Himpsel, and K. J. Uram, Appl. Phys. Lett. 57, 1034 (1990).
- 10. M. Grundner and H. Jacob, Appl. Phys. A 39, 73 (1986).
- 11. Y. J. Chabal, G. S. Higashi, K. Raghavachari, and V. A. Burrows, J. Vac. Sci. Technol. A 7 (3), 2104 (1989).
- 12. R. S. Kern, S. W. King, and R. F Davis, to be published.
- 13. R. Kaplan, Surf. Sci. 215, 111 (1989).
- 14. A. Fissel, B. Schroter, E. Ducke, B. Schroter, and W. Richter, J. Cryst. Growth 154, 72 (1995).
- 15. J. A. McClintock, R. A. Wilson, and N. E. Byer, J. Vac. Sci. Technol. 20, 241 (1982.)
- 16. J. van der Weide and R. J. Nemanich, Appl. Phys. Lett. 62, 1878 (1985).
- 17. G. S. Higashi, R. S. Becker, Y. J. Chabal, A. J. Becker, Appl. Phys. Lett. 58, 1656 (1991).
- 18. G. S. Higashi, Y. J. Chabal, G. W. Trucks, and K. Raghavachari, Appl. Phys. Lett. 56, 656 (1990).
- 19. L. Rowland, Northrop-Grumman. Private communication.

IV. Rectifying and Ohmic Contacts for P-type Alpha (6H) Silicon Carbide

A. Introduction

While the wide band gap of SiC is responsible for its use in optoelectronic, high power, and high temperature devices, this property also adds to the difficulty of controlling the electrical properties at the metal-semiconductor contacts in these devices. The primary parameter used to quantify the electrical relationship at these interfaces is the Schottky barrier height (SBH), or the energy barrier for electrons traversing the interface. A small SBH is desired for a good ohmic, while a relatively large SBH is necessary to create a good rectifying contact.

The formation of low resistivity and thermally stable ohmic contacts to 6H-SiC remains a serious problem in the development of SiC device technology. For SiC power devices to have the advantage over Si, the contact resistivities must be below $1\times10^{-5} \,\Omega$ -cm² [1]. The thermal stability of ohmic contacts is of particular concern for p-type SiC, which have traditionally contained Al to dope the SiC surface below the contacts. While the fabrication of ohmic contacts to SiC also has usually depended on very heavily-doped surfaces, the introduction of high levels of dopants in the near surface device region of the epilayer prior to the deposition of the contact or by ion implantation through the contact makes probable the introduction of point and line defects as a result of the induced strain in the lattice. Based on all of these issues and experiments already performed at NCSU, our goals are to produce contacts which are thermally stable and have low contact resistivities while also reducing the need for doping by ion implantation.

Low resistance contacts to p-type SiC remain a substantial challenge for high temperature and high-power devices. An Al-Ti alloy [2] annealed at 1000° C for 5 min. was reported to yield contact resistances ranging from $2.9 \times 10^{-2} \Omega$ cm² for a carrier concentration of 5×10^{15} cm⁻³ to $1.5 \times 10^{-5} \Omega$ cm² for 2×10^{19} cm⁻³. The thermal stability of these contacts was not reported. Aluminum deposited on a heavily-doped 3C-SiC interlayer on a 6H-SiC substrate and subsequently annealed at 950°C for 2 min. reportedly yielded contact resistivities of $2-3 \times 10^{-5} \Omega$ cm² [3]. Because of its low melting point (660°C), however, pure Al would be unsuitable for high temperature applications. Platinum contacts annealed from 450 to 750°C in 100° C increments were also used as ohmic contacts to p-type SiC [4]. These contacts, which rely on the combination of a highly-doped surface and the high work function of Pt, have not been known to yield contact resistivities as low as those for contacts containing Al.

B. Experimental Procedure

Vicinal, single-crystal 6H-SiC (0001) wafers provided by Cree Research, Inc. were used as substrates in the present research. The wafers were doped with N or Al during growth to

create n- or p-type material, respectively, with carrier concentrations of $1-5\times10^{18}$ cm⁻³. Homoepitaxial layers (1-5 μ m thick) grown by chemical vapor deposition (CVD) were Al-doped with carrier concentrations ranging from 1×10^{16} to 1×10^{19} cm⁻³. The surfaces were oxidized to a thickness of 500–1000 Å in dry oxygen. The substrates were cleaned using a 10 min. dip in 10% hydrofluoric acid, transferred into the vacuum system, and heated at 700°C for 15 min. to remove any residual hydrocarbon contamination.

A UHV electron beam evaporation system was used to deposit the NiAl, Ni, Au, Pt, and Cr-B films. After depositing 1000 Å of NiAl, 500–1000 Å of Ni was deposited as a passivating layer. Pure Ni (99.99%) and pure Al (99.999%) pellets were arc melted to form alloyed pellets of 50:50 atomic concentration for evaporation of NiAl. The films were deposited onto unheated substrates at a rate of 10-20 Å/s. Chromium and B were evaporated simultaneously from separate evaporation sources. The pressure during the depositions was between 5×10^{-9} and 5×10^{-8} Torr.

Circular contacts of 500 μ m diameter were fabricated for electrical characterization by depositing the metal films through a Mo mask in contact with the substrate. Silver paste served as the large area back contact. For contact resistance measurements, TLM patterns [5] were fabricated by photolithography. The Ni/NiAl films were etched in phosphoric acid: acetic acid: nitric acid (12:2:3) at 50°C (etch rate \approx 30 Å/s). The contact pads were 300×60 μ m with spacings of 5, 10, 20, 30 and 50 μ m. Mesas in the substrate were not fabricated. All annealing was conducted in a N₂ ambient in a rapid annealing furnace.

Electrical characteristics were obtained from current-voltage and capacitance-voltage measurements. Current-voltage (I-V) measurements were obtained with a Rucker & Kolls Model 260 probe station in tandem with an HP 4145A Semiconductor Parameter Analyzer. Capacitance-voltage (C-V) measurements were taken with a Keithley 590 CV Analyzer using a measurement frequency of 1 MHz.

Auger electron spectroscopy (AES) was performed with a JEOL JAMP-30 scanning Auger microprobe. The films were sputtered with Ar ions at a beam current and voltage of $0.3 \,\mu\text{A}$ and $3 \,k\text{V}$, respectively, to obtain composition profiles through the thickness of the films.

C. Results and Discussion

Chemical Characterization of As-deposited Films. An Auger depth profile of a film deposited from the NiAl source showed that the overall composition remained relatively stable. The relative compositions of Ni and Al were calculated by referencing to pure Ni and pure Al standards and accounting for their corresponding sensitivity factors. The average atomic composition was approximately 50:50. With reference to Cr and B standards, the Cr-B film was determined to be comprised of approximately 20% Cr and 80% B (CrB₄). While a thin

oxide layer was detected at the surface of the NiAl film, no O was detected within either of the films.

Schottky Contacts. In the as-deposited condition the Ni/NiAl contacts were rectifying on p-type SiC with carrier concentrations of 1.6×10^{16} and 3.8×10^{18} cm⁻³ in the epilayer. The sample with the lower carrier concentration displayed leakage current densities of ~ 1×10^{-8} A/cm² at 10 V and ideality factors between 1.4 and 2.4, while the latter sample displayed approximately five orders of magnitude higher leakage current densities and similar ideality factors. The average Schottky barrier heights (SBH's) calculated for the samples with the lower and higher carrier concentrations were 1.37 and 1.26 eV, respectively. The lower SBH calculated for the former sample is likely due to enhanced thermionic field emission through the upper energy region of the barrier because of the narrower depletion region. Hence, the 1.37 eV value is believed to be more accurate.

Similar results were obtained for as-deposited Ni, Au, and Pt contacts on p-type (2.1–4.5×10¹⁶ cm⁻³) 6H-SiC (0001). These samples displayed similar leakage currents and ideality factors of 1.3–2.1 and <1.1, respectively. From these measurements SBH's of 1.31 eV for the Ni contacts and 1.27 eV for the Au contacts were calculated. In comparison, as-deposited Ni on n-type (4.1×10¹⁶ cm⁻³) 6H-SiC (0001) yielded ideality factors below 1.1, similar leakage current densities to those stated above, and SBH's of 1.14 eV and 1.21 eV calculated from I-V and C-V measurements, respectively.

Our measurements on p-type SiC have shown consistent differences from measurements on n-type 6H-SiC. The SBH's tended to be higher on p-type than on n-type material. While leakage currents for Au, NiAl, and Ni contacts on p-type 6H-SiC were comparable to Ni contacts on n-type 6H-SiC, the ideality factors were higher on p-type SiC. These ideality factors and SBH's are higher than for Ni contacts (and other previously studied contacts) on n-type 6H-SiC (0001). The higher ideality factors indicates that thermionic emission was not the dominant current transport mechanism in the p-type SiC and may indicate the occurrence of recombination at deep levels.

On the other hand, the relationship between the SBH's of the metals on p-type SiC and their respective work functions was similar to that which we previously found for n-type SiC. The calculated SBH's on p-type SiC are plotted vs. the metal work functions in Fig. 1. The work function for NiAl was taken to be the average of the work functions for pure Ni and pure Al since a value was not found in the literature for NiAl. The slope of the line fit to the empirical data was -0.28 as compared to a slope of -1.0 for the theoretical data. These results indicate that surface states on p-type 6H-SiC (0001) cause a partial pinning of the Fermi level, in agreement with the results of our previous, extensive study on n-type SiC.




Figure 1. Graph of calculated and theoretical barrier heights of as-deposited NiAl, Au, Ni, and Pt contacts on p-type 6H-SiC vs. metal work function. The calculated values were determined from I-V measurements, and the theoretical values were calculated according to the Schottky-Mott limit. The slopes, S, of the lines fit to each set of data are indicated on the graph.

Ohmic Contacts. The Ni/NiAl contacts were sequentially annealed for total times of 10-80 s at 1000 °C in a N₂ ambient. This temperature was used because (1) limited intermixing of Al and SiC was reported at 900°C [6] and (2) other papers report annealing in this temperature range for Al-based ohmic contacts on p-type SiC [2,3,7]. Because of the extremely high thermodynamic driving force for Al to form an insulating oxide layer (Δ G_f (Al₂O₃) ~ -1300 kJ/mol at 1000 °C [JANAF - Chase, M., et al., JANAF Thermochem. Tables, 3d Ed. J. Phys. Chem. Ref. Data, 1985. 14(Supp. 1)]), 1000 Å of Ni was deposited on top of the NiAl contacts to slow the oxidation process.

Table I summarizes the results of I-V measurements taken at selected intervals through the annealing series for three samples with various carrier concentrations in the SiC epitaxial layer $(1.4\times10^{18},\ 5.7\times10^{18},\ and\ 1.5\times10^{19}\ cm^{-3})$. The two samples with the lower carrier concentrations were not truly ohmic but became ohmic-like after annealing for 80 s. The additional force on the probes needed to obtain consistent results indicates that an oxide began to form at the surface which would likely cause more severe problems if the samples were annealed further. The sample with the higher carrier concentration was ohmic after annealing for 10 s. The calculated specific contact resistivity remained approximately $2.0\times10^{-2}~\Omega~cm^2$ through annealing for 60 s. A slight increase to $3.1\times10^{-2}~\Omega~cm^2$ was calculated after annealing for 80 s. This increase is believed to be due to the surface oxide layer.

Table I. Estimated specific contact resistivities / electrical behavior of Ni (1000 Å) / NiAl (1000 Å) / p-SiC after annealing at 1000 °C for 20, 40, 60, and 80 s for three samples with the carrier concentrations indicated. The specific contact resistivities were calculated from non-mesa etched linear TLM patterns.

Annealing Time	20 s	40 s	60 s	80 s
1.4×10 ¹⁸ cm ⁻³ 5.7×10 ¹⁸ cm ⁻³ 1.5×10 ¹⁹ cm ⁻³	non-ohmic non-ohmic $2.0\times10^{-2}~\Omega~\mathrm{cm}^2$	non-ohmic non-ohmic $1.9 \times 10^{-2} \Omega \text{ cm}^2$	non-ohmic non-ohmic $2.2\times10^{-2}~\Omega~\text{cm}^2$	almost ohmic almost ohmic $3.1 \times 10^{-2} \ \Omega \ cm^2$

An Auger depth profile (Fig. 2b) of Ni/NiAl/SiC annealed at 1000°C for 80 s shows that the surface oxide is thicker than that on the as-deposited sample (Fig. 2a). After sputtering for a couple of minutes, the O concentration dropped to below detectable limits; however, the data shows a decreasing Al concentration in the direction toward the SiC interface. This indicates that the kinetics are more favorable for the Al to diffuse toward the surface and react with O than for the Al to react with the SiC. Some of the Ni has probably reacted with Si at the interface to form a silicide, as indicated by the local maximum in the Ni intensity near the SiC interface, while the peak in the C intensity indicates the presence of an adjacent C-rich layer.

The demonstrated oxidation problem with Al necessitates the development of ohmic contacts which do not consist of substantial concentrations of Al. To reduce this problem we have chosen to investigate contacts which contain B.

The main reasons for choosing B are that it is also a p-type dopant in SiC, its oxide is not as stable, and it is a much faster diffusant in SiC. Table II compares some important properties of B, Al, and their associated oxides. Recent reports [8,9] show that the 'shallow' activation energy for B in SiC is significantly less than previously reported. Boron compounds tend to be more stable at high temperatures than aluminum compounds which suffer from the low melting point of Al. Also, the diffusion coefficient of B is at least three orders of magnitude greater than that of Al. Therefore, more B than Al will diffuse into the SiC at lower temperatures. As discussed in this report, a major problem with Al-based contacts is the strong driving force for forming an insulating oxide layer. This situation is shown by the extremely low equilibrium partial pressure, pO2, for Al2O3 formation. While B2O3 also has a low pO2, it is significantly higher than that for Al2O3, indicating that the driving force for B to form an oxide is significantly lower. There is also a larger number of metals which would reduce the oxide formed with B than that formed with Al, a fact which is encouraging when one is trying to diffuse free B into SiC. Another advantage is that the melting point of boron oxide is notably low.




Figure 2. AES composition profile of (a) NiAl (1000 Å) deposited at room temperature on (0001) 6H-SiC and (b) Ni (1000 Å) / NiAl (1000 Å) / 6H-SiC annealed at 1000 °C for 80 s in N₂.

Several boron compounds which possess reasonably low resistivities and high melting temperatures are listed in Table III. We have chosen to investigate Cr-B contacts because of the relative ease to deposit these materials by electron beam evaporation and the demonstrated use of Cr in metallization schemes for diffusion barriers. The refractory nature of these materials increases the probability of forming ohmic contacts which will be stable at high temperatures.

Table II. Selected Properties of B, Al, and Their Associated Oxides

Element	Activation Energy in 6H-SiC (meV)	Solid Source Diffusion, D _{SiC} @ 1800°C (cm ² /s)	Equilibrium partial pressure of O ₂ , p _{O2} @ 700°C (torr)	Melting temp. of the associated oxide, T _{melt} (°C)
B	700	10 ⁻¹¹ [10-11]	10 ⁻³⁵	450
Al	240	<10 ⁻¹⁴ [12]	10 ⁻⁴⁷	2040

Table III. Resistivities and Melting Points of Selected Boron Compounds

Compound	Electrical Resistivity ($\mu\Omega$ -cm) 298 K [13]	Melting Temperature (°C) [14]
CrB ₂	30	2200
GdB ₄	31	2650
MoB	45	2600
NbB ₂	26	3000
TaB ₂	33	3037
$\overline{\mathrm{VB}_2}$	23	2747
ZrB_2	10	2972

Cr and B were simultaneously deposited on p-type 6H-SiC epitaxial layers, some of which had not been oxidized to prevent the reduction of the Al dopant near the surface during oxidation. The carrier concentrations in the epitaxial layers ranged from 1×10^{18} to 8×10^{18} cm⁻³. The as-deposited contacts for the sample with a carrier concentration of 1×10^{18} cm⁻³ displayed rectifying behavior with low leakage currents (~4×10⁻⁸ at 10 V) and ideality factors between 1.5 and 1.9. Rectification was expected since the contacts had not been annealed, and large SBH's normally exist for as-deposited contacts on p-type SiC.

The samples were annealed at 1000°C for total times varying from 60 to 300 s in an Ar ambient. A subsequent anneal for 60 s at 1100°C in Ar was also performed. After 60 s at 1000°C, the contacts showed substantial changes in their electrical characteristics. The contacts became very leaky, or semi-ohmic. As the annealing time increased, the contacts became more ohmic-like and the resistivity decreased. A slight increase in resistivity of many of the contacts was displayed after annealing at 1100°C. An insulating oxide at the surface, which was a problem after annealing Ni/NiAl/SiC at 1000°C for 60-80 s, has not been a problem during electrical probing of the annealed Cr-B contacts.

D. Conclusions

Nickel-aluminum was investigated primarily as an ohmic contact for p-type 6H-SiC because of the p-type doping of Al in SiC, the high melting point of NiAl (as compared to Al), and the tendency of Ni to form silicides but not carbides. This latter property potentially could have resulted in extraction of Si from the SiC lattice in exchange for Al, thereby enhancing the p-type carrier concentration at the surface. Although the I-V measurements indicate that some Al may be diffusing into the SiC after the longest annealing time performed (80 s at 1000°C), this potential for reaction between Al and SiC appears to be exceeded by the driving force for Al to diffuse to the surface and react with O. A concentration profile obtained from AES analysis shows that Al has diffused through the 1000 Å Ni overlayer to form a thin (200 Å estimated) oxide layer.

In addition to the ohmic behavior resulting from annealing the NiAl contacts, as-deposited Ni, NiAl, and Au contacts deposited at room temperature on p-type ($N_A < 5 \times 10^{16}$ cm⁻³) 6H-SiC (0001) were rectifying with low leakage currents, ideality factors between 1.3 and 2.4, and SBH's of 1.31, 1.27, and 1.37 eV, respectively. These results indicate that the Fermi level is partially pinned at p-type SiC surface, in agreement with our previous results on n-type SiC.

As an alternative to Al for fabricating ohmic contacts to p-type 6H-SiC, Cr-B contacts were investigated because of its low resistivity, high melting temperature, and reduced tendency for oxidation of B (compared to that of Al). In the as-deposited condition these contacts were rectifying with low leakage currents. After annealing at 1000 °C for 60 s, the contacts displayed semi-ohmic behavior and became less resistive with successive 60 s anneals to a total time of 300 s. This annealing series will be continued.

E. References

- 1. D. Alok, B. J. Baliga, and P. K. McLarty, IEDM Technical Digest IEDM 1993, 691 (1993).
- 2. J. Crofton, P. A. Barnes, J. R. Williams, and J. A. Edmond, Appl. Phys. Lett. 62 (4), 384 (1993).
- 3. V. A. Dmitriev, K. Irvine, and M. Spencer, Appl. Phys. Lett. 64 (3), 318 (1994).
- 4. R. C. Glass, J. W. Palmour, R. F. Davis, and L. S. Porter, U.S. Patent No. 5,323,022 (1994).
- 5. H. H. Berger, Solid State Electron. 15 (2), 145 (1972).
- 6. V. M. Bermudez, J. Appl. Phys. 63 (10), 4951 (1988).
- 7. T. Nakata, K. Koga, Y. Matsushita, Y. Ueda, and T. Niina, in Amorphous and Crystalline Silicon Carbide and Related Materials II, M. M. Rahman, C. Y.-W. Yang, and G. L. Harris (eds.), Vol. 43, (Springer-Verlag, Berlin, 1989).
- 8. W. Suttrop, G. Pensl, and P. Lanig, Appl. Phys. Lett. A 51, 231 (1990).
- 9. W. C. Mitchel, M. Rogh, A. O. Evwaraye, P. W. Yu, and S. R. Smith, J. Electronic Mater. 25 (5), 863 (1996).
- 10. E. N. Mokhov, Y. A. Vodakov, G. A. Lomakina, V. G. Oding, G. F. Kholuanov, and V. V. Semenov, Soviet Physics Semiconductors 6 (3), 414 (1972).
- 11. G. Pensl and W. J. Choyke, Phys. B 185, 264 (1993).

- 12. E. N. Mokhov, Y. A. Vodakov, and G. A. Lomakina, Soviet Physics Solid State 11 (2), 415 (1969).
- 13. C. van Opdorp, Solid State Electronics 14, 613 (1971).
- 14. G. V. Samsonov and I. M. Vinitskii, *Handbook of Refractory Borides* (Plenum Press, New York, 1980).
- 15. Binary Alloy Phase Diagrams, 2nd Edn., T. B. Massalski (ed.), (ASM International, Materials Park, Ohio, 1990).
- 16. R. F. Davis, R. J. Nemanich, M. O. Abeolfotoh, J. P. Barnak, M. C. Benjamin, R. S. Kern, S. W. King, and L. M. Porter, Semiannual Technical Report, Office of Naval Research, Grant #N00014-92-J-1500, June, 1995.

V. Development of a System for Integrated Surface Cleaning and Oxide Formation on 6H-SiC

A. Introduction

The development of high-temperature, -power and -frequency devices based on SiC requires a more complete understanding of the oxide formation and interface characteristics. By using an integrated UHV system, interfaces will be prepared with lower contaminant levels while gaining a better understanding of the SiC oxide formation process. Current difficulties of oxide formation on p-type SiC will be investigated. By maintaining the flexibility of the system, it can be adapted to produce the most promising results. The UHV compatible surface preparation and oxide formation system will be integrated with an advanced system that includes other processing and characterization capabilities that will allow for *in vacuo* characterization of the SiO₂/SiC interface and oxides grown by various individual and combination processes. These oxides will be tested for their electrical characteristic for device applications.

B. Experimental Procedure

The integrated system will allow for most of the characterization to be accomplished without exposing samples to the ambient. Furthermore, the processes will be characterized at various stages in the process, thus, allowing for the understanding of the entire oxidation process. A typical process is given as follows: (1) surface preparation; (2) initial insulator formation; (3) CVD insulator deposition. A schematic of the process is shown in Fig. 1. At each of these stages, a wide variety techniques are available.

Basic Insulator Formation Process




Figure 1. Basic process for insulator formation on SiC.

Surface preparation is arguably the most important step to high-quality insulator growth. Ensuring a clean smooth surface for oxide growth will allow for the examination of the SiC/SiO₂ interface with little concern for surface contamination and roughness. Some of the various procedures are: (1) wet chemical clean; (2) plasma cleaning; (3) HF vapor phase. By using these procedures and combinations thereof, it is planned to develop an excellent process for the surface preparation on SiC.

Initial insulator formation on SiC is where the current problem with lies. On p-type SiC there is considerable dopant redistribution and defect formation during the transition region between SiC/SiO₂. By using diverse techniques for initial insulator formation, observations will be made of which process or combination of processes will minimize defect formation, dopant redistribution, and maximize the electrical properties on the initial oxide formation. Some of the procedures are: (1) UV ozone; (2) Nitric bath; (3) plasma enhanced CVD (PECVD).

CVD insulator formation is the final step in the oxide formation process. Here, oxide is deposited on the initial oxide to the desired thickness. This process is well understood and is believed to pose little difficulty. Electrical characteristics are then determined. C-V and I-V measurements will be made to determine defects, such as trapped charge and interface charge.

An unique capability that will be employed in this study is the processing system integrated with *in vacuo* diagnostics. The system which is shown schematically in Fig. 2, includes

INTEGRATED GROWTH/CHARACTERIZATION SYSTEM




Figure 2. Schematic of the integrated growth and characterization system to be employed in the studies of defects in insulators on SiC.

advanced surface characterization, surface preparation, and growth capabilities. Included in this project is the development of a UHV CVD/oxidation system which would be constructed to be compatible with the integrated system. The system is based on a UHV linear sample transfer mechanism. This transfer chamber which is 40 ft. long, connects eight separate surface preparation, processing or characterization chambers. Techniques relevant to this study include the remote plasma surface preparation chamber, LEED, AES, XPS, UV-photoemission, thermal desorption, and AlN deposition. Other chambers which could prove useful include in situ Raman spectroscopy, field emission, and Si MBE.

C. Conclusions

The integrated UHV system will be able to explore processes that have previously been unobtainable. The uniqueness of the surface preparation integrated with the growth and characterization system allows for capabilities that have not been previously used in the characterization and growth of oxides on SiC. The electrical characteristics will drive the thrust of the research areas.

D. Future Research Plans and Goals

There will be considerable focus on the examination of the oxide layers for use as gate insulators in field effect devices. A process by which the gate oxide and gate can be applied to an industrial setting will be attempted.

VI. Characterization of Oxides on N- and P-Type 4H- and 6H-SiC

A. Introduction

Silicon carbide (SiC) has been shown to be an excellent material for the fabrication of devices for high power, high frequency and high temperature applications [1]. The advantages of SiC metal oxide semiconductor field effect transistors (MOSFETs) has also been discussed [2]. The successful operation of these devices hinges on the interface and bulk properties of the gate dielectric, usually an oxide. Previous researchers have reported results on thermally grown oxides on N-type [3-6] and P-type 6H-SiC [5,7-11]. While the results obtained on N-type 6H-SiC have shown that those oxides are of high quality, oxides grown on P-type 6H-SiC exhibit large flatband voltage shifts and are, thus, unsatisfactory for application as gate dielectrics. Oxides deposited under special conditions with surface preparation specific to the particular deposition might show improved interfacial properties over thermally grown oxides.

The SiO₂-SiC interfaces will be characterized using capacitance-voltage (C-V) measurements [12]. A Mask set has been designed to fabricate the MOS structures required for accurate and complete electrical characterization. The Mask set, fabricated at DuPont Photomasks Inc. has been delivered, as well as the SiC wafers required for processing. Device processing was commenced this quarter.

B. Experimental Procedure

In the proposed process, the wafer would first be subjected to a sacrificial oxidation to clean the surface. This sacrificial wet oxidation was performed both on the 6H-SiC and 4H-SiC wafer, as well as a monitor 6H-SiC wafer. The wafers were first subjected to an RCA clean (5 minutes in NH₄OH:H₂O₂:H₂O::1:1:5 at 75°C followed by a 5 minute rinse followed by 5 minutes in HCl:H₂O₂:H₂O::1:1:5 at 75°C followed by a 5 minute rinse) with no subsequent BOE dip. The wafers were then subjected to dry-wet-dry oxidation for 5-240-5 minutes at 1100°C. The resultant oxide thicknesses were ellipsometrically measured using a Gaertner ellipsometer. The 6H-SiC wafer had a mean oxide thickness of 266A with a standard deviation of 3.3A and the 4H-SiC wafer had a mean oxide thickness of 311A with a standard deviation of 4.4A. The mean oxide thickness on the monitor 6H-SiC wafer was 267A with a standard deviation of 8.1A.

A low temperature oxide (LTO) of thickness 7000A was then be deposited on the wafer. This LTO acts as a mask for the subsequent implant step. Subsequent to patterning this layer of LTO, a further 1000A of LTO was deposited to act as a pad oxide during the source implant to keep the maximum dopant concentration at the surface and not inside the semiconductor. A two step N+ implant was performed at MCNC (dose=2x1015 cm-2: energy = 80keV :: dose=1x1015 cm-2: energy = 40keV). While the mean thickness of the first LTO layer can have

some variability since its only function is to act as an implant mask, the mean thickness of the second LTO layer must be very close to 1000A as the doses and energies of the subsequent implant steps have been designed and optimized taking into account a pad oxide thickness of 1000A.

The wafer was then subjected to a high temperature anneal at 1250°C for 30 minutes in argon + 1% oxygen to activate the dopant. The 1% oxygen is included to prevent the evaporation of Si during the argon anneal. The LTO was then further patterned to define the gate region and the gate dielectric thermally grown on the SiC. The thermal oxidation conducted in pyrogenic steam at 1100°C for 240 minutes with a 5 minute dry oxidation preceding it. The oxidation temperature was then reduced to 900°C and further wet oxidation was performed for 30 minutes. A final 5 minute dry oxidation step was performed before ramping down in N₂ to the furnace idling temperature of 750°C.

A blanket deposition of silicon was then done after performing an RCA clean on the wafers. The thickness of the silicon, which was amorphous was measured using Nanometrics and found to be 4200A with a variation of 5%. The wafers were cleaned again with a RCA clean and heavily doped N+ with phosphorus disks at 900°C for 30 minutes. This converted the amorphous silicon into polysilicon. The sheet resistivity of the poly was measured using a 4 point probe to be around 31 W/o. This is satisfactorily low.

The first level of the Mask set was used to define the area receiving the N+ nitrogen implant required for the source regions of the MOS-gated diodes. The second level of the Mask set was used to define the area of the SiC on which the gate oxide would be thermally grown or deposited. In other words, this level would act as the active area mask. These two levels have been completed. The third level of the Mask set will be used to define the polysilicon gate regions and the fourth level of the Mask set will be used to define the metal regions for contacts and pads. The processing of the third level has been delayed by a few days due to a problem with the RIE system which is used to pattern the poly. Only about 20 steps remain to be completed in the process including the metallization steps and, hence, these will be completed soon.

C. Conclusions

A Mask set was been designed to fabricate devices that would enable accurate characterization of the SiO₂-SiC interface. Devices that will be fabricated include MOS capacitors and MOS gated diodes. The wide band-gap of SiC and the attendant modifications that this fact introduces in the characterization of the interface as opposed to the characterization of the SiO₂-Si interface have been recognized. The Mask set was delivered and various preliminary experiments were conducted to ensure that the fabrication steps conform to the requirements of the process. The fabrication process was commenced and the N+ implant and

active area regions have been defined. The gate regions and the metal contacts remain to be defined and these will be done shortly.

D. Future Research Plans and Goals

The fabrication will be completed as speedily as possible and the characterization of the oxide films started.

E. References

- 1. R. J. Trew, J.-B. Yan, and P. M. Mock, Proc. IEEE 79, 598 (1991).
- 2. M. Bhatnagar and B. J. Baliga, IEEE Trans. on Electron Devices 40, 645 (1993).
- 3. A. Suzuki, H. Ashida, N. Furui, K. Mameno and H. Matsunami, Jpn. J. of Applied Physics 21, 579 (1982).
- 4. Dev Alok, P. K. McLarty, and B. J. Baliga, Applied Phys. Lett. 64, 2845 (1994).
- 5. T. Ouisse, N. Becourt, C. Jaussaud, and F. Templier, J. of Applied Physics 75, 604, (1994).
- 6. P. Neudeck, S. Kang, J. Petit, and M. Tabib-Azar, J. of Applied Physics 75, 7949 (1994).
- 7. C. Raynaud, J.-L. Autran, B. Balland, G. Guillot, C. Jaussaud and T. Billon, J. of Applied Physics 76, 993 (1994).
- 8. Dev Alok, P. K. McLarty, and B. J. Baliga, Applied Phys. Lett. 65, 2177 (1994).
- 9. J. N. Shenoy, G. L. Chindalore, M. R. Melloch, J. A. Cooper Jr., J. W. Palmour and K. G. Irvine, Journal of Electronic Materials 24, 303 (1995).
- J. N. Shenoy, L. A. Lipkin, G. L. Chindalore, J. Pan, J. A. Cooper Jr., J. W. Palmour and M. R. Melloch, Proc. 21st Intl. Symp. on Compound Semiconductors, 499 San Diego (1994).
- 11. S. T. Sheppard, M. R. Melloch, and J. A. Cooper Jr., IEEE Trans. on Electron Devices 41, 1257 (1994).
- 12. E. H. Nicollian and J. R. Brews, MOS Physics and Technology, Wiley (1991).
- 13. A. Goetzberger and J. C. Irvin, IEEE Trans. on Electron Devices 15, 1009 (1968).

VII. Distribution List

Mr. Max Yoder	3
Office of Naval Research	
Electronics Division, Code: 312	
Ballston Tower One	
800 N. Quincy Street	
Arlington, VA 22217-5660	
Administrative Contracting Officer	1
Office of Naval Research	
Regional Office Atlanta	
101 Marietta Tower, Suite 2805	
101 Marietta Street	
Atlanta, GA 30323-0008	
Auania, GA 50525-0006	
Director, Naval Research Laboratory	1
ATTN: Code 2627	
Washington, DC 20375	
Tradition, De 20070	
Defense Technical Information Center	2
Bldg. 5, Cameron Station	
Alexandria, VA 22304-6145	
ALEXADULIA. VA 22JUTULTJ	